FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router

Abstract

Advanced packet scheduling algorithms in Internet routers work with fixed size cells. As IP packet length is not fixed, it is neccessary to implement segmentation function for dividing IP packet in fixed sized cells. Also, it is neccessary to reassemble original IP packet on output port of the router. Hardware implementation of these two functions will be presented in this paper.