# Reduction the effects of opamp finite gain and offset voltage in LDI termination with a minus one half delay of SC ladder filters

## Nikolay A. Radev, Kantcho P. Ivanov<sup>1</sup>

Abstract: In this paper a combined approach for reducing the effects of op amp imperfections (finite gain A and offset voltage  $V_{OS}$ ) in first-order SC cell, realizing LDI (lossless discrete integrator) termination with a minus one half delay is presented. First, the conventional integrator is replaced with gain- and offset-compensated (GOC) integrator. Next, the gain errors  $m(\omega)$  and the phase errors  $\theta(\omega)$  are further reduced by using the precise op amp gain approach in the GOC structure. The variation of the dc gain A from its nominal value  $A_0$  is taken into account.

Keywords: Ladder filters, Gain- and offset- compensation, Operational amplifiers, Switched-capacitor integrators.

### 1 Introduction

 $\overline{a}$ 

Standard design of switched-capacitor (SC) networks assumes operation with infinite dc gain A and infinite bandwidth GB operational amplifiers (op amps). However in the op amp design a tradeoff exists between the speed and the gain. As a consequence when a high sampling frequency  $f_s$  is used, the needed large bandwidth limits the op amp gain to low values, therefore limiting the achievable accuracy. For these cases alternative design approaches are needed that address the op amp design tradeoff between speed and gain, allowing the frequency range of SC networks to be extended.

The two known general approaches for reducing the op amps finite gain effects in SC circuits are:

- a) The finite-gain-insensitive (FGI) approach;
- b) The precise op amp gain (POG) approach.

The FGI approach consists in the replacement of the conventional SC circuits with gain- and offset- compensated (GOC) structures. Several GOC SC

<sup>&</sup>lt;sup>1</sup>Department of Theoretical Electrical Engineering, Technical University of Sofia, 8 Kliment Ohridski St., 1156 Sofia, Bulgaria; E-mail: ivanovkp@ tu-sofia.bg

building blocks (integrators, gain stage, sample-and–hold circuits) have been reported in the literature [1, 2].

The POG approach [3-7] is based on the use of simple and fast amplifiers with low but precisely known and stable gain. The precise nominal dc gain value  $A_0$  is then taken into account in the capacitor sizing of classical SC structures. The result is a classical SC structure with modified capacitor values which implements exactly the required transfer function. The standard op amp design tradeoff between speed and gain is changed into the POG design tradeoff between speed and gain precisions which is more affordable in high-frequency op amps. Using a gain  $A_0$  with maximum relative gain deviation  $\varepsilon$  in POG design results in the same response accuracy as with a gain of  $A_0/\epsilon$  in standard design.

The two types of termination in LDI-transformed SC ladder filters are the termination with a minus one half delay and the termination with an extra half delay [8, 9]. In [4, 5] the POG approach is applied to one-input first-order cell, realizing LDI load termination with a minus one half delay. Analytical expressions for the gain errors  $m(\omega)$  and the phase errors  $\theta(\omega)$  in the standard design and with the POG approach are obtained and compared. The influence of the inputreferred op amp dc offset voltage  $V_{OS}$  is not taken into account.

In this paper a combined approach for reduction the effects of op amp imperfections (finite gain A and offset voltage  $V_{\text{OS}}$ ) is the first-order cell from [4, 5] is proposed. It is based on the use of the POG design approach in GOC structure. Analytical expressions for the gain and phase errors, due to a variation of the op amp dc gain A from its nominal value  $A_0$  are derived and compared to the POG design case in the conventional structure.

#### 2 Theoretical Results

In the following the op amp is assumed to have finite dc gain A and infinite bandwidth. This supposition is adequate for the analysis of SC circuits containing fast and relatively low-gain amplifiers.

Fig.1a shows the circuit schema of the conventional first-order cell [4, 5]. This damped integrator has two feed-in branches. When the circuit is used as load termination the inverting integrator branch through the switched capacitor  $C_q$  is connected to the output of one another op amp in the ladder filter. The inverting integrator branch through the switched capacitor  $C_1$  is connected to the input of the ladder filter and in conjunction with the branch  $C_q$  realizes the source termination. The nonzero input-referred dc offset voltage of the op amp is modelled as a voltage source at the noninverting input terminal.



Fig. 1 – First-order cell: a) Conventional structure. b) GOC structure.

At first, the POG approach is applied to the conventional structure (Fig. 1a). In the z-domain the actual output voltage is given by

$$
V_o^2(z) = -\frac{C_{1p} V_{in}^2(z) + C_{qp} V_{oq}^2(z)}{C_{2p} + C_{3p} + (1/A)(C_{1p} + C_{2p} + C_{3p} + C_{qp}) - C_{2p}(1+1/A) z^{-1}} = (1)
$$
  
=  $H_{Cp1}^{22}(z) V_{in}^2(z) + H_{Cpq}^{22}(z) V_{oq}^2(z),$ 

while the standard case ideal output voltage (for  $A \rightarrow \infty$ ) is

$$
V_o^2_{id}(z) = -\frac{C_1 V_m^2(z) + C_q V_{og}^2(z)}{C_2 + C_3 - C_3 z^{-1}}.
$$
 (2)

To obtain the same transfer function the POG capacitance values  $C_{ip}$  are related to the standard values  $C_i$  as given in the following:

$$
C_{1p} = C_1, \quad C_{qp} = C_q, \quad C_{2p} = C_2 \left( 1 + \frac{1}{A} \right)^{-1},
$$
  

$$
C_{3p} = \left[ C_3 - \frac{1}{A} (C_1 + C_q) \right] \left( 1 + \frac{1}{A} \right)^{-1}.
$$
 (3)

The gain error  $m(\omega)$  and the phase error  $\theta(\omega)$  of an actual z-transfer function  $H_a(z)$  with respect to the ideal expression  $H_{id}(z)$  are defined as [10],

$$
H_a(z) = H_{id}(z) \left[ 1 + m(\omega) \right] e\left[ j\theta(\omega) \right] \approx \frac{H_{id}(z)}{1 - m(\omega) - j\theta(\omega)}.
$$
 (4)

In the standard design, for the standard capacitance values  $C_i$ , the gain and phase errors of the conventional structure (Fig. 1a), due to a finite dc gain A, are

$$
m_C(\omega) \approx -\frac{C_3 \left(C_1 + C_3 + C_4\right) + C_2 \left(2C_2 + 2C_3 + C_1 + C_4\right) \left(1 - \cos\omega T_s\right)}{A \left[C_3^2 + 2C_2 \left(C_2 + C_3\right) \left(1 - \cos\omega T_s\right)\right]}
$$
(5a)

$$
\theta_C(\omega) \approx \frac{C_2 \left(C_1 + C_q\right) \sin \omega T_s}{A \left[C_3^2 + 2C_2 \left(C_2 + C_3\right) \left(1 - \cos \omega T_s\right)\right]}.
$$
\n(5b)

On the other hand, with the POG approach the gain error  $m_{C_p}(\omega)$  and the phase error  $\theta_{C_p}(\omega)$ , due to an actual gain equal to  $A = A_0 + \Delta A_0$ , are given by the expressions

$$
m_{C_p}(\omega) \approx \frac{\Delta A_0 (1 - \Delta A_0 / A_0)}{A_0^2 [C_3^2 + 2C_2 (C_2 + C_3)(1 - \cos \omega T_s)]} \Big\{ C_3 (C_{3p} + C_1 + C_q) + \\ + \Big[ C_{2p} C_3 + C_2 (2C_{2p} + C_{3p} + C_1 + C_q) \Big] (1 - \cos \omega T_s) \Big\},
$$
(6a)

$$
\theta_{C_p}(\omega) \approx -\frac{\Delta A_0 (1 - \Delta A_0 / A_0) \sin \omega T_s}{A_0^2 [C_3^2 + 2C_2 (C_2 + C_3) (1 - \cos \omega T_s)]} \times \left[ C_2 (C_{3p} + C_1 + C_q) - C_{2p} C_3 \right].
$$
\n(6b)

The expressions (5) and (6) for the gain and phase errors are similar to the corresponding expressions given in [4, 5].

Comparing (5) and (6), since the capacitance values  $C_{ip}$  and  $C_i$  are almost equal (3), it can be seen that the POG effective gain is  $A_0(1+\varepsilon)/\varepsilon$  for  $\epsilon = \Delta A_0 / A_0$ .

The combined approach proposed consists in the following two consecutive steps:

- First: For reducing the effect of op amp imperfections (dc gain A and offset voltage  $V_{\text{OS}}$ ) the conventional integrator of Fig. 1a (the block enclosed in broken line) is replaced with Ki-89 GOC SC integrator [11]. The resulting GOC first-order cell is shown in Fig. 1b. The holding capacitance  $C_h$  is equal to the integrating capacitance  $C_2$ .
- Next: The POG design approach is applied to the GOC structure from Fig.1b. In the z-domain the actual output voltage is given by

$$
V_o^2(z) = - \frac{C_{1p} V_m^2(z) + C_{qp} V_{oq}^2(z)}{a - b z^{-1}}, \qquad (7)
$$

where

$$
a = C_{2p} + C_{3p} + \frac{1}{A} (2 C_{2p} + C_{3p} + C_{1p} + C_{qp}),
$$
  

$$
b = \left[ C_{2p} + \frac{1}{A} (2 C_{2p} + C_{3p} + C_{1p} + C_{qp}) \right] \left( 1 + \frac{1}{A} \right) \left( 1 + \frac{2}{A} \right)^{-1}.
$$

Comparing (2) and (7) one gets the following expressions for the POG capacitance values:

$$
C_{1p} = C_1, \quad C_{qp} = C_q, \quad C_{2p} = C_2 \left(1 + \frac{1}{A}\right)^{-1} - \left(\frac{C_1 + C_3 + C_q}{A}\right) \left(1 + \frac{1}{A}\right)^{-2},
$$
\n
$$
C_{3p} = \left[C_3 \left(1 + \frac{2}{A}\right) - \frac{C_1 + C_q}{A^2}\right] \left(1 + \frac{1}{A}\right)^{-2} \approx C_3.
$$
\n(8)

In the standard design, for the standard capacitance values  $C_i$ , the gain and phase errors of the GOC structure (Fig. 1b), due to a finite dc gain A, are

$$
m_K(\omega) \approx -\frac{\left(C_1 + C_2 + C_3 + C_q\right)\left(2C_2 + C_3\right)\left(1 - \cos\omega T_s\right)}{A\left[C_3^2 + 2C_2\left(C_2 + C_3\right)\left(1 - \cos\omega T_s\right)\right]} - \frac{\left[C_3\cos\omega T_s - C_2\left(1 - \cos\omega T_s\right)\right]\left(C_3 + C_1 + C_q\right)}{A^2\left(1 + 2/A\right)\left[C_3^2 + 2C_2\left(C_2 + C_3\right)\left(1 - \cos\omega T_s\right)\right]},
$$
\n
$$
\theta_K(\omega) \approx -\frac{C_3\left(C_1 + C_2 + C_3 + C_q\right)\sin\omega T_s}{A\left[C_3^2 + 2C_2\left(C_2 + C_3\right)\left(1 - \cos\omega T_s\right)\right]} + \frac{\left(C_2 + C_3\right)\left(C_3 + C_1 + C_q\right)\sin\omega T_s}{A^2\left(1 + 2/A\right)\left[C_3^2 + 2C_2\left(C_2 + C_3\right)\left(1 - \cos\omega T_s\right)\right]}.
$$
\n(9b)

With the POG approach the gain error  $m_{Kp}(\omega)$  and the phase error  $\theta_{Kp}(\omega)$ due to an actual gain equal to  $A = A_0 + \Delta A_0$  are given by the expressions:

$$
m_{Kp}(\omega) \approx \frac{\Delta A_0 (1 - \Delta A_0 / A_0)}{A_0^2 [C_3^2 + 2C_2 (C_2 + C_3)(1 - \cos \omega T_s)]} \times
$$
  
\n
$$
\times \{ (C_{2p} + C_{3p} + C_1 + C_q)(C_3 + 2C_2)(1 - \cos \omega T_s) +
$$
  
\n
$$
+ \frac{2}{A_0} (C_{3p} + C_1 + C_q) [C_3 \cos \omega T_s - C_2 (1 - \cos \omega T_s)] \},
$$
\n(10a)

$$
\theta_{Kp}(\omega) \approx \frac{\Delta A_0 (1 - \Delta A_0 / A_0) \sin \omega T_s}{A_0^2 [C_3^2 + 2C_2 (C_2 + C_3) (1 - \cos \omega T_s)]} \times \left[ C_3 (C_{2p} + C_{3p} + C_1 + C_q) - \frac{2}{A_0} (C_{3p} + C_1 + C_q) (C_2 + C_3) \right].
$$
\n(10b)

Comparing (9) and (10), since the capacitance values  $C_{ip}$  and  $C_i$  are almost equal (8), it can be again seen that the POG effective gain is  $A_0(1+\varepsilon)/\varepsilon$ for  $\epsilon = \Delta A_0 / A_0$ .

To verify the effectiveness of the proposed combined approach the source termination of the  $3<sup>rd</sup>$ -order SC lowpass ladder filter from [12] is considered. The standard capacitance values of the conventional structure used (Fig. 1a) are:  $C_1$ =3.7037038,  $C_2$ =5.8046478,  $C_3 = C_q$ = 1.8518519. The sampling frequency is  $f_s = 54$  MHz. The errors responses of the two terminations from Fig. 1 with standard design are compared in Fig. 2.

The errors are computed from (5) and (9) for  $A = A_0 = 100$ . It is seen that the gain errors  $m_K(\omega)$  of the GOC structure are smaller than those of the conventional structure in the frequency range  $0 \le f < f_g$ . At signal frequency

$$
f_g = \frac{f_s}{2\pi} \arccos \frac{C_2}{C_2 + C_3} = 6.105 \,\text{MHz} \,. \tag{11}
$$

The gain errors  $m_C(f_g)$  and  $m_K(f_g)$  are equal.

The phase errors  $\theta_K(\omega)$  of the GOC structure are smaller than those of the conventional structure. The two errors  $\theta_c(\omega)$  and  $\theta_K(\omega)$  are maximal at signal frequency:



Fig. 2 – Gain error responses and phase error responses of the source terminations with standard design for  $A = A_0 = 100$ .



The POG capacitance values for the two source terminations (Fig. 1) are calculated from (3) and (8) for  $A = A_0 = 100$ . On obtains

a)  $C_{1p}$ =3.7037038,  $C_{2p}$ =5.747176,  $C_{3p}$  =1.7785112,  $C_{qp}$ = 1.8518519 for the conventional structure in Fig. 1a;

b)  $C_{1p}$ =3.7037038,  $C_{2p}$ = C<sub>h</sub> = 5.6745615,  $C_{3p}$  =1.8511258,  $C_{qp}$ = 1.8518519 for the GOC structure in Fig. 1b.

The error responses of the two terminations from Fig. 1 with POG design are depicted in Fig. 3. The corresponding gain and phase errors, due to deviation  $\pm 8\%$  of the op amp gain A from its nominal values A<sub>0</sub> = 100 [3] are computed from (6) and (10).

As for the standard design the gain errors  $m_{Kp}(\omega)$  of the GOC structure for smaller than those of the conventional structure for  $f < f<sub>g</sub>$  (11). The difference between the absolute values of the gain errors  $m_{Kp}(\omega)$  and  $m_{Cp}(\omega)$  for  $f = f_s/2$  is given by the expression

$$
\left| m_{Kp}(f_s/2) \right| - \left| m_{Cp}(f_s/2) \right| = \frac{\left| \Delta A_0 \right| (1 - \Delta A_0/A_0) (C_3 + 2C_2) (C_{3p}'' + C_1 + C_q)}{A_0^2 \left[ C_3^2 + 4C_2 (C_2 + C_3) \right]},
$$
 (13)

where  $C_{3p}^{\prime\prime}$  is the POG capacitance value for the GOC structure. One obtains



Fig. 3 – Gain error responses and phase error responses of the source terminations with POG design and gain variation  $A = 100 \pm 8$ . ---------------- Conventional structure GOC structure

Obviously, for  $f > f_g$  the gain errors  $m_{K_p}$  of the GOC structure are slightly larger than those of the conventional structure. At dc,  $f = 0$ , the following relation holds

$$
\left| \frac{m_{C_p}(0)}{m_{kp}(0)} \right| \approx \frac{A_0}{2}.
$$
 (14)

The phase errors  $\theta_{K_p}(\omega)$  of the GOC structure are smaller than those of the conventional structure. The two errors  $\theta_{C_p}(\omega)$  and  $\theta_{K_p}(\omega)$  are maximal at signal frequency  $f<sub>p</sub>$  (12).

The influence of the input-referred DC offset voltage  $V_{OS}$  is evaluated by the corresponding output voltage  $V_{OS}$  in steady state, for  $V_{in}=0$ , as follows:

a) conventional structure (Fig. 1a)

$$
V \cos C_C = \frac{C_3 + C_1 + C_q}{C_3 + \frac{1}{A} (C_3 + C_1 + C_q)} V_{OS}.
$$
 (15)

b) GOC structure (Fig. 1b)

$$
V \cos_{K} = \frac{C_{3} + C_{1} + C_{q}}{A \left[ C_{3} \left( 1 + \frac{2}{A} \right) + \frac{1}{A^{2}} (C_{3} + C_{1} + C_{q} \right]} V_{OS}. \tag{16}
$$

For the POG capacitance values and  $A = A_0 = 100$  one obtains  $\overline{\phantom{a}}$   $\overline{\$ 

$$
V \, \text{oss}_{C} = 3.960 \, V_{OS}, \ \text{V} \, \text{oss}_{K} = 0.0392 \, V_{OS}.
$$

Therefore, the GOC termination of Fig. 1b is less sensitive to the op amp offset voltage.

#### 3 Conclusion

The effects of op amp imperfections in conventional LDI termination with a minus one half delay are reduced by applying the precise op amp gain (POG) approach in the corresponding gain- and offset compensated (GOC) structure. Analytical expressions for the resulting gain, phase and offset errors with gain variation are derived and compared with the corresponding errors, obtained by the use of the POG approach in the classical structure.

The gain errors of the GOC structure are smaller than those of the conventional structure in a given frequency interval. The phase errors of the compensated structure are smaller than those of the conventional structure. The GOC termination is also less sensitive to the op amp offset voltage.

#### 4. References

- [1] W. -H. Ki, G. C. Temes: Offset-compensated switched-capacitor integrators, in Proc. IEEE Int. Symp. Circuits Syst., pp.2829-2832, 1990.
- [2] C. C. Enz, G.C. Temes: Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization, in Proc. IEEE, Vol.84, pp.1582-1614, 1996.
- [3] A. Baschirotto, R. Alini, R. Castello: BiCMOS operational amplifier with precise and stable dc gain for high-frequency switched capacitor circuits, Electron. Lett., Vol.27, No 15, pp. 1338-1340, 1991.
- [4] A. Baschirotto, R.Castello, F. Montecchi: Exact design of high-frequency SC circuits with low-gain op amps, in Proc. IEEE Int. Symp. Circuits Syst., pp. 1014-1017, 1993.

- [5] A. Baschirotto: Considerations for the design of switched-capacitor circuits using precisegain operational amplifiers, IEEE Trans. Circuits Syst. II, Vol.43, pp. 827-832, 1996.
- [6] A. Baschirotto, F. Montecchi, R. Castello: A 150 MSample /s 20mW BiCMOS switchedcapacitor biquad using precise gain op amps, IEEE Int. Solid-State Circuits Conf., Digest of Technical Papers, pp. 212-213, 1995.
- [7] F. Severi, A. Baschirotto, R. Castello: A 200 MSample /s 10 mW switched-capacitor filter in 0.5 µm CMOS technology, IEEE Int. Solid-Stade Circuits Conf., WP 23.5, 1999.
- [8] T. Choi, R.W. Brodersen: Considerations for high-frequency switched-capacitor ladder filters, IEEE Trans. Circuits Syst., Vol. CAS-27, No.6, pp.545-552, 1980.
- [9] M. S. Tawfik, C. Terrier, C. Caillon, J. Borel: Exact design of switched-capacitor bandpass ladder filters, Electron. Lett., Vol.18, No25, pp.1101-1103, 1982.
- [10] G. C. Temes: Finite amplifier gain and bandwidth effects in switched capacitor filters, IEEE J. Solid-state Circuits, Vol. SC-15, pp.358-361, 1980.
- [11] W. -H. Ki, G. C. Temes: Low-phase-error offset-compensated switched-capacitor integrator, Electron. Lett., Vol. 26, No. 13, pp. 957-959, 1990.
- [12] P. J .Santos, J. E .Franca, J. A. Martins: Synthesis of optimum switched-capacitor state-space decimators, in Proc. ECCTD'93, part II, pp. 935-940, 1993.